

NOTES: UNLESS OTHERWISE SPECIFIED:

1. SEE SHEET 2 FOR SEQUENTIAL LOGIC.
SEE SHEET 3 FOR COMBINATIONAL LOGIC.
2. THESE DRAWINGS DESCRIBE THE LOGIC OF THE HOMBRE I.C. SPECIFIED IN
T.I. PART NO. 1049723.
3. THE PIN ASSIGNMENTS ARE AS FOLLOWS:

PIN #	I/O	BUFFER	PIN NAME	FUNCTION
1	O	BF2A	VCSR*	ACTIVE LO VDP CHIP READ CS
2	O	BF2A	VCSW*	ACTIVE LO VDP CHIP WRITE CS
3	I	BF1A	A0	CPU ADDRESS BUS LINE (MOST SIGNIFICANT BIT)
4	I	BF1A	A1	CPU ADDRESS BUS LINE
5	I	BF1A	A2	CPU ADDRESS BUS LINE
6	I	BF1A	A3	CPU ADDRESS BUS LINE
7	I	BF1A	A4	CPU ADDRESS BUS LINE
8	I	BF1A	A5	CPU ADDRESS BUS LINE
9	O	BF2A	ROMG*	ACTIVE LO DECODE FOR COMMAND MODULE ROM MEMORY SPACE
10			GND	GROUND
11	O	BF2A	ROMEN*	ACTIVE LO 4K INTERNAL ROM CS
12	O	BF2A	RAMCS*	ACTIVE LO CPU SCRATCHPAD RAM CHIP SELECT
13	O	BF2A	NNOICS*	ACTIVE LO TMS9901 CHIP SELECT
14	I	BF1A	DBIN	CPU DATA BUS DIRECTION CONTROL SIGNAL. HI=DATA TO CPU, LO=DATA FROM CPU
15	I	BF1A	MEMEN*	CPU MEMORY ENABLE CONTROL SIGNAL (ACTIVE LO)
16	I	BF1A	CWE*	CPU MEMORY WRITE ENABLE (ACTIVE LO)
17	O	BF2A	MBE*	ACTIVE LO MEMORY BLOCK ENABLE FOR I/O PORT PERIPHERAL PAGED MEMORY SYSTEM
18	O	BF2A	GCS*	ACTIVE LO GROM CHIP SELECT CS
19	O	BF2A	GBEN*	ACTIVE LO COMMAND MODULE/GROM DATA BUS DRIVER ENABLE
20	O	BF2A	SNDCS*	ACTIVE LO SOUND CHIP SELECT
21	O	BF2A	VCC	POWER +5V
22	O	BF2A	SBE	ACTIVE HI SPEECH BLOCK ENABLE TO I/O PORT
23	O	BF2A	URST*	UNSYNCHRONIZED RESET (ACTIVE LO)
24	I	BF1A	GRY	GROM CHIP READY OUTPUT. NORMALLY LO, ACTIVE HI
25	I	BF1A	PHI2*	3MHz CLOCK PHASE #2, ACTIVE LO, 25% DUTY
26	I	BF1A	PHI4*	3MHz CLOCK PHASE #4, ACTIVE LO, 25% DUTY
27	O	BF2A	CPURY	READY SIGNAL TO CPU
28	I	BF1A	CMIN*	COMMAND MODULE PLUGGED IN SIGNAL, LO INDICATES A C/M IS PLUGGED IN
29	I	BF1A	INIT*	TEST PIN USED TO INITIALIZE ALL FLIP FLOPS ACTIVE LO, IS TIED HI IN THE 99/4 SYSTEM
30	I	BF1A	SYSRY	SYSTEM READY, HI IS READY MODE
31			GND	POWER GROUND
32	O	BF2A	A15/CRUOUT	MULTIPLEXED A15 AND CRUOUT. IF MEMEN* IS ACTIVE, A15 IS GATED THROUGH
33	I	BF1A	CRUOUT	CPU CRU DATA OUTPUT LINE
34	I	BF1A	PUP	POWER IS UP ACTIVE HI. CONNECTS TO A SERIES RC NETWORK MID-POINT
35	O	BF2A	LSVREN*	LEAST SIGNIFICANT SAVE REGISTER ENABLE (ACTIVE LO)
36	O	BF2A	LWEN*	LEAST SIGNIFICANT DATA BYTE WRITE ENABLE (ACTIVE LO)
37	O	BF2A	MBYEN*	MOST SIGNIFICANT DATA BYTE ENABLE (ACTIVE LO)
38	O	BF2A	WE*	SYSTEM WRITE ENABLE (ACTIVE LO)
39	I	BF1A	PHI1*	3MHz CLOCK PHASE #1, ACTIVE LO, 25% DUTY
40			VCC	POWER +5V




FIGURE J. TI-99/4QI SCHEMATIC DIAGRAM


Designates signal name connection between
sequential/combinatorial logic sheets. Small text
is XY location-Page.




Designates input/output of physical TAL package
pin#.



Designates TAL logic (NOT function NAND-based
logic).



Designates TAL output buffer driver and boolean
equivalent NOT. For timing, additional gates
added in signal path.



Boolean intermediate/cumulative logic for clarity. CWE + DBIN

Schematic	contact:daamhk@gmail.com	
Formal Release 2/24/83	Name	Texas Instruments™
(no infringement intended – original schematic readability)		
LOGIC, (HOMBRE) TAL004 GATE ARRAY®		
Revision	Part Number	Page
MAR2018-2	1049723	1 of 3

