Jump to content

Timing diagram showing how the 16-bit bus is multiplexed


speccery

The timing sequence starts from the address latch going high.

From the album:

TMS99105 shield for Pepino FPGA

· 11 images
  • 11 images
  • 0 comments
  • 0 image comments

Photo Information

  • Taken with SONY ILCE-6000
  • Focal Length 22 mm
  • Exposure Time 1/60
  • f Aperture f/4.0
  • ISO Speed 640

Recommended Comments

There are no comments to display.

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.
Note: Your post will require moderator approval before it will be visible.

Add a comment...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

Loading...
×
×
  • Create New...